• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    The present invention provides a bonding pad on a semiconductor chip such that peeling of bonding pads during interconnection in the packaging process is avoided. The bonding pad is used to electrically connect an integrated circuit in the semiconductor chip with an external circuit. The semiconductor chip comprises a first dielectric layer positioned in a predetermined area on the surface of the semiconductor chip, a second dielectric layer positioned on the surface of the semiconductor chip outside the predetermined area wherein the first dielectric layer is harder than the second dielectric layer, and a bonding pad positioned on the first dielectric layer for electrically connecting anintegrated circuit (IC) in the semiconductor chip with an external circuit.
    公开号:US20010009297A1
    申请号:US09/800,574
    申请日:2001-03-08
    公开日:2001-07-26
    发明作者:Hermen Liu；Yimin Huang
    申请人:United Microelectronics Corp；
    IPC主号:H01L24-13
    专利说明:
    [0001] 1. Field of the invention [0001]
    [0002] The present invention relates to a semiconductor chip, and more particularly, to a bonding pad on a semiconductor chip. [0002]
    [0003] 2. Description of the Prior Art [0003]
    [0004] In a semiconductor process, when MOS transistors are formed on a semiconductor chip, the MOS transistors are connected by using multiple metallic interconnects. Contact of the metallic interconnects and the MOS transistors is avoided by depositing dielectric layers with a lower dielectric constant. This also reduces induced capacitance between them thus increasing the speed of signal transmission. When forming the last layer of metallic interconnects, a bonding pad will be formed in a predetermined area on the last dielectric layer as an interconnection area in a follow-up packaging process. [0004]
    [0005] Please refer to FIG. 1. FIG. 1 is a perspective view of the structure of a bonding pad [0005] 14 of a prior art semiconductor wafer 10. After forming the last dielectric layer 12 on the semiconductor wafer 10, the last layer of metallic interconnects is formed, and a metallic layer is formed as the bonding pad 14 in a predetermined area on the dielectric layer 12. After an error-free electrical test is performed, the semiconductor wafer 10 is then sectioned into individual chips for performing a following packaging process. If the dielectric constant of the dielectric layer 12 is too high, the speed of signal transmission between the dielectric layers 12 will be reduced. Therefore, the dielectric layer 12 is made of fluoride silicate glass (FSG) in the prior art with a low dielectric constant.
    [0006] Please refer to FIG. 2. FIG. 2 is a perspective view of the bonding pad [0006] 14 on a chip 15 connected to a metallic wire 18. When performing a wire bonding process, one side of the chip 15 is first fixed onto a baseplate 16 and one end of the metallic wire 18 is heated to form a metallic ball 17. This allows bonding of the metallic wire 18 to the bonding pad 14. Next, the other end of the metallic wire 18 is dragged to and linked to a predetermined area of the baseplate 16 so that electronic signals of the chip 15 can be transmitted to external components. The dielectric layer 12 below the bonding pad 14 is made of flouride silicate glass (FSG) with a lower degree of hardness. Therefore, when the metallic wire 18 is dragged across the surface of the baseplate 16, or when the chip 15 is washed by performing a supersonic vibration process, the metallic ball 17, bonding pad 14 and part of the dielectric layer 12 are peeled off from the surface of the chip 15. This causes damage to the chip 15 and reduces reliability of packaging. SUMMARY OF THE INVENTION
    [0007] It is therefore a primary objective of the present invention to provide a bonding pad on a semiconductor chip to solve the above mentioned problem. [0007]
    [0008] In a preferred embodiment, the present invention provides a bonding pad on a semiconductor chip, the bonding pad being used to electrically connect an integrated circuit in the semiconductor chip with an external circuit. The semiconductor chip comprises a first dielectric layer positioned in a predetermined area on the surface of the semiconductor chip, a second dielectric layer positioned on the surface of the semiconductor chip outside the predetermined area wherein the first dielectric layer is harder than the second dielectric layer, and a bonding pad positioned on the first dielectric layer for electrically connecting an integrated circuit (IC) in the semiconductor chip with an external circuit. [0008]
    [0009] It is an advantage of the present invention that by using a harder first dielectric layer, the bonding pad can be firmly bonded to the surface of the semiconductor chip without peeling. Since the dielectric constant of the second dielectric layer is lower in the present invention, signal transmission speeds are not affected. [0009]
    [0010] This and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment which is illustrated in the various figures and drawings. [0010] BRIEF DESCRIPTION OF THE DRAWINGS
    [0011] FIG. 1 is a perspective view of the structure of a bonding pad of a prior art semiconductor wafer. [0011]
    [0012] FIG. 2 is a perspective view of the bonding pad in FIG. 1 on a chip connected to a metallic wire. [0012]
    [0013] FIG. 3 to FIG. 7 are perspective views of forming a bonding pad on a semiconductor wafer according to the present invention. [0013]
    [0014] FIG. 8 and FIG. 9 are perspective views of packaging a chip cut from the wafer in FIG. 3. [0014] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
    [0015] Please refer to FIG. 3 to FIG. 7. FIG. 3 to FIG. 7 are perspective views of forming a bonding pad [0015] 26 on a semiconductor wafer 20 according to the present invention. The bonding pad 26 is used for electrically connecting integrated circuits on the semiconductor wafer 20 with external circuits. In FIG. 3, a uniform silicon dioxide (SiO2) layer 21 is formed on the semiconductor wafer 20, and photolithographic and etching processes are then performed to remove the silicon dioxide layer 21 outside of a predetermined area. This forms a first dielectric layer 22 as shown in FIG. 4.
    [0016] Then, a flouride silicate glass (FSG) layer [0016] 23 is uniformly deposited on the semiconductor wafer 20 as shown in FIG. 5 followed by performing a chemical mechanical polishing (CMP) process to remove all the flouride silicate glass (FSG) in the predetermined area on the first dielectric layer 22. A second dielectric layer 24 is thus formed in close approximation to the sides of the first dielectric layer 22 as shown in FIG. 6. The dielectric constant and the degree of the hardness of the first dielectric layer 22 are both greater than those of the second dielectric layer 24.
    [0017] The bonding pad [0017] 26 is formed on the first dielectric layer 22 at the same time the last layer of metal interconnects of the second dielectric layer 24 is prepared. As shown in FIG. 7, the bonding pad 26 comprises a titanium (Ti) glue layer 28 as its bottom layer, an aluminum alloy layer 30 on top of the glue layer 28, and a titanium nitride (TiN) anti-reflection layer 32 on top of the aluminum alloy layer 30. The aluminum alloy layer 30 is formed of aluminum and copper with more than 95% aluminum by weight. The aluminum alloy layer 30 can be made of aluminum (Al) copper (Cu) or alloy of aluminum.
    [0018] In summary, the semiconductor wafer [0018] 20 formed by the method of the present invention comprises a first dielectric layer 22 in a predetermined area on the semiconductor wafer 20, a second dielectric layer 24 outside the predetermined area of the surface of the wafer 20 and a bonding pad 26 formed on the first dielectric layer 22 (FIG. 7). The first dielectric layer 22 is formed of silicon dioxide, the second dielectric layer 24 is formed of flouride silicate glass (FSG). The first dielectric layer 22 is harder and more durable than the dielectric layer 12 under the bonding pad 14 of the prior art. As such, the present invention dielectric layer 22 can withstand the stress exerted when connecting the metallic wire 18 with external circuits. This prevents peeling off of the bonding pad 26 from the dielectric layer 22.
    [0019] Please refer to FIG. 8 and FIG. 9. FIG. 8 and FIG. 9 are perspective views of packaging a chip [0019] 80 cut from the wafer 20. The manufacturing method for the bonding pad may also be used in “flip chip” processing. In this scheme, the chip 80 is cut from the semiconductor wafer 20. In the first step, a metallic lump 42 is formed on the bonding pad 26 of the chip 80 as shown in FIG. 8. Then, the chip 80 is turned upside-down so that the melted metallic bump 42 contacts a baseplate 40. The chip 80 is then fixed to the baseplate 40 by solidifying the metallic lump 42. Next, liquid epoxy 44 is injected into the gap between the chip 80 and the baseplate 40 followed by solidifying the epoxy 44 by baking, as shown in FIG. 9. Internal stress occurs during baking of the epoxy 44 due to differences of the expansion coefficients of the chip 80, epoxy 44 and baseplate 40. Depite this, the bonding pad 26 can withstand the stress due to the increased hardness of the first dielectric layer 22. Therefore, peeling or rupture of the interface between the bonding pad 26 and the first dielectric layer 22 is prevented.
    [0020] In contrast to the prior art process of forming the bonding pad, the first dielectric layer under the bonding pad in present invention has increased hardness. The second dielectric layer, formed in areas not occupied by the first dielectric layer, has a lower dielectric constant. With the increased hardness of the first dielectric layer, the bonding pad can be more firmly bonded to the surface of the semiconductor chip and peeling can be prevented. Furthermore, The speed of signal transmission is not affected because the dielectric constant of the second dielectric layer is low. [0020]
    [0021] Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teaching of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims. [0021]
    权利要求:
    Claims (9)
    [1" id="US-20010009297-A1-CLM-00001] 1. A semiconductor chip comprising:
    a first dielectric layer positioned in a predetermined area on the surface of the semiconductor chip;
    a second dielectric layer positioned on the surface of the semiconductor chip outside the predetermined area wherein the first dielectric layer is harder than the second dielectric layer; and
    a bonding pad positioned on the first dielectric layer for electrically connecting an integrated circuit (IC) in the semiconductor chip with an external circuit.
    [2" id="US-20010009297-A1-CLM-00002] 2. The semiconductor chip of
    claim 1 wherein the method of forming the first dielectric layer comprises:
    forming a uniform dielectric layer by using a first dielectric material on the surface of the semiconductor chip; and
    performing photolithographic and etching processes to remove the first dielectric material outside of the predetermined area to form the first dielectric layer.
    [3" id="US-20010009297-A1-CLM-00003] 3. The semiconductor chip of
    claim 1 wherein the method of forming the second dielectric layer comprises:
    forming a uniform dielectric layer by using a second dielectric material on the surface of the semiconductor chip and the first dielectric layer; and
    removing the second dielectric material from the surface of the first dielectric layer in the predetermined area to form the second dielectric layer outside the first dielectric layer.
    [4" id="US-20010009297-A1-CLM-00004] 4. The semiconductor chip of
    claim 3 wherein the second dielectric material is removed from the surface of the first dielectric layer by performing a chemical mechanical polishing process.
    [5" id="US-20010009297-A1-CLM-00005] 5. The semiconductor chip of
    claim 1 wherein the dielectric constant of the first dielectric layer is greater than that of the second dielectric layer.
    [6" id="US-20010009297-A1-CLM-00006] 6. The semiconductor chip of
    claim 1 wherein the first dielectric layer is formed of silicon dioxide, and the second dielectric layer is formed of fluoride silicate glass (FSG).
    [7" id="US-20010009297-A1-CLM-00007] 7. The semiconductor chip of
    claim 1 wherein the bonding pad is a metallic layer formed of aluminum (Al), copper (Cu) or alloy of aluminum.
    [8" id="US-20010009297-A1-CLM-00008] 8. The semiconductor chip of
    claim 7 wherein the alloy is formed of aluminum and copper with more than 95% of aluminum by weight.
    [9" id="US-20010009297-A1-CLM-00009] 9. The semiconductor chip of
    claim 1 wherein the bonding pad comprises a glue layer formed of titanium (Ti) positioned on the surface of the first dielectric layer, an aluminum alloy layer positioned on the glue layer, and an anti-reflection layer formed of titanium nitride (TiN) positioned on the aluminum alloy layer.
    类似技术:
    公开号 | 公开日 | 专利标题
    KR100553427B1|2006-02-20|A common ball-limiting metallurgy for i/o sites
    US6077726A|2000-06-20|Method and apparatus for stress relief in solder bump formation on a semiconductor device
    EP2087516B1|2017-12-06|Wafer-level fabrication of lidded chips with electrodeposited dielectric coating
    US7569423B2|2009-08-04|Wafer-level-chip-scale package and method of fabrication
    US5567981A|1996-10-22|Bonding pad structure having an interposed rigid layer
    US6075712A|2000-06-13|Flip-chip having electrical contact pads on the backside of the chip
    US6605525B2|2003-08-12|Method for forming a wafer level package incorporating a multiplicity of elastomeric blocks and package formed
    US7329563B2|2008-02-12|Method for fabrication of wafer level package incorporating dual compliant layers
    US20040157450A1|2004-08-12|Waferlevel method for direct bumping on copper pads in integrated circuits
    US6204558B1|2001-03-20|Two ball bump
    US7026234B2|2006-04-11|Parasitic capacitance-preventing dummy solder bump structure and method of making the same
    US20020180064A1|2002-12-05|Metallized surface wafer level package structure
    JP2001144204A|2001-05-25|Semiconductor device and manufacture thereof
    US20030049923A1|2003-03-13|Method to improve the reliability of thermosonic gold to aluminum wire bonds
    US6455943B1|2002-09-24|Bonding pad structure of semiconductor device having improved bondability
    JP2001135663A|2001-05-18|Semiconductor device and its manufacturing method
    EP1544913B1|2015-09-02|Semiconductor device and method of manufacturing thereof
    US20060060980A1|2006-03-23|Ic package having ground ic chip and method of manufacturing same
    US6372621B1|2002-04-16|Method of forming a bonding pad on a semiconductor chip
    US7879713B2|2011-02-01|Mounting method of semiconductor element using outside connection projection electyrode and manufacturing method of semiconductor device using outside connection projection electrode
    JP5423399B2|2014-02-19|Manufacturing method of device with built-in capacitor and manufacturing method of package with built-in capacitor
    JP2529087B2|1996-08-28|Method of manufacturing thermally matched IC chip device
    US7098075B1|2006-08-29|Integrated circuit and method of producing a carrier wafer for an integrated circuit
    US6306748B1|2001-10-23|Bump scrub after plating
    JP2001168124A|2001-06-22|Method for manufacturing semiconductor device
    同族专利:
    公开号 | 公开日
    US6372621B1|2002-04-16|
    US6388326B2|2002-05-14|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20070145604A1|2005-12-22|2007-06-28|Advanced Semiconductor Engineering, Inc.|Chip structure and chip manufacturing process|
    US20080197353A1|2007-02-21|2008-08-21|Fujitsu Limited|Semiconductor device for which electrical test is performed while probe is in contact with conductive pad|US4723197A|1985-12-16|1988-02-02|National Semiconductor Corporation|Bonding pad interconnection structure|
    JPH077783B2|1988-03-18|1995-01-30|株式会社東芝|Semiconductor device in which fine metal wires made of copper or copper alloy are arranged in electrical connection parts|
    US5100503A|1990-09-14|1992-03-31|Ncr Corporation|Silica-based anti-reflective planarizing layer|
    EP0637840A1|1993-08-05|1995-02-08|AT&T Corp.|Integrated circuit with active devices under bond pads|
    US5795495A|1994-04-25|1998-08-18|Micron Technology, Inc.|Method of chemical mechanical polishing for dielectric layers|
    US5661082A|1995-01-20|1997-08-26|Motorola, Inc.|Process for forming a semiconductor device having a bond pad|
    US6317974B1|1997-10-09|2001-11-20|Tessera, Inc.|Methods for creating wear resistant contact edges|
    US6143638A|1997-12-31|2000-11-07|Intel Corporation|Passivation structure and its method of fabrication|
    TW396524B|1998-06-26|2000-07-01|United Microelectronics Corp|A method for fabricating dual damascene|
    US6086777A|1998-07-02|2000-07-11|Advanced Micro Devices, Inc.|Tantalum barrier metal removal by using CF4 /o2 plasma dry etch|
    US6232238B1|1999-02-08|2001-05-15|United Microelectronics Corp.|Method for preventing corrosion of bonding pad on a surface of a semiconductor wafer|US6737931B2|2002-07-19|2004-05-18|Agilent Technologies, Inc.|Device interconnects and methods of making the same|
    JP3981089B2|2004-02-18|2007-09-26|株式会社東芝|Semiconductor device and manufacturing method thereof|
    法律状态:
    2001-03-08| AS| Assignment|Owner name: UNITED MICORELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, HERMEN;HUANG, YIMIN;REEL/FRAME:011608/0979 Effective date: 20010305 |
    2005-10-26| FPAY| Fee payment|Year of fee payment: 4 |
    2009-12-21| REMI| Maintenance fee reminder mailed|
    2010-05-14| LAPS| Lapse for failure to pay maintenance fees|
    2010-06-14| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2010-07-06| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20100514 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/293,963|US6372621B1|1999-04-19|1999-04-19|Method of forming a bonding pad on a semiconductor chip|
    US09/800,574|US6388326B2|1999-04-19|2001-03-08|Bonding pad on a semiconductor chip|US09/800,574| US6388326B2|1999-04-19|2001-03-08|Bonding pad on a semiconductor chip|
    [返回顶部]